亚洲精品影院一区二区-亚洲精品永久一区-亚洲精品中文一区不卡-亚洲精品中文字幕久久久久久-国产亚洲精品aaa大片-国产亚洲精品成人a在线

您好,歡迎光臨電子應用網![登錄] [免費注冊] 返回首頁 | | 網站地圖 | 反饋 | 收藏
在應用中實踐
在實踐中成長
  • 應用
  • 專題
  • 產品
  • 新聞
  • 展會
  • 活動
  • 招聘
當前位置:電子應用網 > 新聞中心 > 正文

東芝授權IME的高功效靈活處理器技術(E)

2008年10月15日15:02:57 本網站 我要評論(2)字號:T | T | T
關鍵字:

IMEC, Europe's leading independent nanoelectronics research institute today announced that Toshiba, world-leading integrated device manufacturer, has licensed IMEC technology for designing power-efficient, flexible processors in a single- and multiprocessor architecture. The agreement concerns IMEC's ADRES reconfigurable processor template, the DRESC compiler, and the MPSoC (multi-processor system-on-chip) suite of design tools. Toshiba will also cooperate with IMEC to develop processors and tools that enable gigabit/s demodulation.

ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a processor architecture designed for wireless and multimedia processing in single- and multiprocessor systems. ADRES processors are suited for future mobile terminals, such as software-defined radios. They combine state-of-the-art power efficiency, excellent performance, and flexibility.

Through an XML template, designers can create the ADRES processor instance that is best suited for their applications. And applications for an ADRES processor can be completely programmed in a high-level programming language (C) and compiled with the DRESC compiler, included in the license. This is of key importance for short time-to-market.

MPSoC is a suite of tools to help build and map applications for multiprocessor platforms. The suite's first toolset, called CleanC, allows designers to write sequential, high-level code that is optimized for parallelization. The second toolset then enables mapping the sequential C code on a multiprocessor platform. MPSoC relieves the designers of having to code synchronization, data communication between threads, and memory organization. Thanks to the parallelization tools, for instance, several multithreaded versions of the same application can be explored in a short time. This greatly reduces the application complexity and design time, enabling designers to bring multiprocessor based embedded-system platforms faster to the market.

"Before entering into this agreement, Toshiba thoroughly evaluated the IMEC technology. It then decided not only to license ADRES and MPSoC, but also to cooperate with IMEC to develop processors and tools that enable gigabit/s demodulation. This testifies that IMEC's research into efficient embedded multiprocessor systems is world-class", said Rudy Lauwereins, Vice President Nomadic Embedded Systems at IMEC.

"We are confident that IMEC's dynamic reconfigurable processor technology will bring significant advantage to the development of our wireless baseband SoCs in terms of design time, flexibility and area," said Tohru Furuyama, General Manager of Center for Semiconductor Research & Development at Toshiba. "We are looking forward to collaborating with IMEC which will allow us to leverage on the expertise and knowledge of IMEC's research team and enable us to also provide valuable technologies and products to our customers."

www.imec.be

 

相關閱讀:

    沒有相關新聞...
網友評論:已有2條評論 點擊查看
登錄 (請登錄發言,并遵守相關規定)
如果您對新聞頻道有任何意見或建議,請到交流平臺反饋。【反饋意見】
關于我們 | 聯系我們 | 本站動態 | 廣告服務 | 歡迎投稿 | 友情鏈接 | 法律聲明
Copyright (c) 2008-2025 01ea.com.All rights reserved.
電子應用網 京ICP備12009123號-2 京公網安備110105003345號